

In the Claims:

Claims 1 to 17 (canceled).

1 18. (new) A circuit arrangement that can be externally tested
2 through an output pin, comprising an integrated circuit
3 that comprises:

4 a signal output pin;

5 a circuit unit;

6 a control unit having a testing input connected to
7 said signal output pin for testing a potential at said
8 signal output pin, and having a control output providing a
9 control signal responsive to the testing of the potential;
10 and

11 a switching element having a signal input connected to
12 an output of said circuit unit, a switched signal output
13 connected to said signal output pin, and a control input
14 connected to said control output of said control unit.

1 19. (new) The circuit arrangement according to claim 18,
2 wherein said control unit comprises:

3 an amplifier interposed between said output of said
4 circuit unit and said signal input of said switching
5 element, for amplifying, relative to the potential at said
6 signal output pin, a signal provided from said output of
7 said circuit unit via said amplifier and said switching
8 element to said signal output pin;

9 at least two comparators with inputs connected to said
10 testing input of said control unit and forming a voltage

11 window discriminator for comparatively testing the
12 potential at said signal output pin; and
13 a logic gate having at least one input connected to
14 and for performing a logic operation on outputs of said
15 comparators and another output of said circuit unit, and
16 having an output connected to said control output of said
17 control unit, which is connected to said control input of
18 said switching element and which is further connected to
19 said circuit unit for selection of respective circuit
20 elements within said circuit unit.

1 20. (new) The circuit arrangement according to claim 18,
2 further comprising at least one resistor connected to a
3 reference voltage externally from said integrated circuit,
4 and a switch arrangement interposed between said at least
5 one resistor and said signal output pin of said integrated
6 circuit for selectively connecting said signal output pin
7 through a selected resistor among said at least one
8 resistor to said reference voltage for establishing said
9 potential at said signal output pin.

1 21. (new) A method of testing an integrated circuit comprising
2 the steps:
3 a) providing at least one output signal generated by a
4 circuit unit of said integrated circuit to at least
5 one signal output pin of said integrated circuit
6 during a normal operating mode;

- 7 b) externally applying an externally applied potential to
8 at least one selected output pin among said at least
9 one signal output pin;
10 c) evaluating a potential value of said externally
11 applied potential;
12 d) dependent on and responsive to a result of said
13 evaluating, switching from said normal operating mode
14 into a test mode; and
15 e) during said test mode, generating in said circuit unit
16 at least one test signal that is to be tested, and
17 proving said at least one test signal to at least one
18 chosen output pin among said at least one signal
19 output pin.

1 **22.** (new) The method according to claim 21, wherein said step
2 b) comprises connecting a passive circuit component to said
3 at least one selected output pin and generating said
4 externally applied potential through said passive circuit
5 component.

1 **23.** (new) The method according to claim 22, wherein said step
2 b) further comprises connecting said passive circuit
3 component between said at least one selected output pin and
4 a reference potential.

1 **24.** (new) The method according to claim 22, wherein said
2 passive circuit component comprises a resistor.

1 25. (new) The method according to claim 21, wherein said at
2 least one selected output pin in said step b) and said at
3 least one chosen output pin in said step e) both comprise
4 the same output pin among said at least one signal output
5 pin.

1 26. (new) The method according to claim 21, wherein said at
2 least one signal output pin comprises plural signal output
3 pins including a first output pin and a second output pin
4 that is distinct and separate from said first output pin,
5 said at least one selected output pin in said step b) is
6 said first output pin, and said at least one chosen output
7 pin in said step e) is said second output pin.

1 27. (new) The method according to claim 21,
2 further comprising varying said externally applied
3 potential so that said potential value of said externally
4 applied potential is initially a first potential value and
5 is then a second potential value different from said first
6 potential value,

7 wherein said at least one test signal generated in
8 said step e) comprises plural test signals including a
9 first test signal and a second test signal different from
10 said first test signal; and

11 further comprising providing said first test signal to
12 said chosen output pin dependent on and responsive to said
13 evaluating in said step c) determining that said externally
14 applied potential has said first potential value, and

15 providing said second test signal to said chosen output pin
16 dependent on and responsive to said evaluating in said step
17 c) determining that said externally applied potential has
18 said second potential value.

1 28. (new) The method according to claim 27, wherein said
2 circuit unit comprises plural circuit blocks including a
3 first circuit block and a second circuit block, and further
4 comprising activating said first circuit block and
5 deactivating said second circuit block dependent on and
6 responsive to said evaluating in said step c) determining
7 that said externally applied potential has said first
8 potential value, and activating said second circuit block
9 and deactivating said first circuit block dependent on and
10 responsive to said evaluating in said step c) determining
11 that said externally applied potential has said second
12 potential value.

1 29. (new) The method according to claim 21, wherein said
2 circuit unit comprises plural circuit blocks, and further
3 comprising respectively activating and deactivating
4 different ones of said circuit blocks dependent on and
5 responsive to a result of said evaluating.

1 30. (new) The method according to claim 21, wherein said steps
2 d) and e) are carried out at a time separate from said
3 steps b) and c), and not overlapping with said steps b) and
4 c).

4284/WFF:ar

- 13 -

1 31. (new) The method according to claim 21, wherein said
2 evaluating in said step c) comprises comparing said
3 potential value to at least one reference value.

1 32. (new) The method according to claim 21, wherein said
2 evaluating in said step c) comprises comparing said
3 potential value to at least one reference value range
4 defined by an upper reference value and a lower reference
5 value, so as to determine whether said potential value
6 falls in said reference value range.

1 33. (new) The method according to claim 21, wherein said
2 evaluating in said step c) comprises performing a logical
3 operation on said potential value and a signal value of
4 said at least one output signal generated by said circuit
5 unit.

1 34. (new) The method according to claim 33, wherein said step
2 d) switches into said test mode only when said signal value
3 is zero and said potential value lies in a prescribed
4 potential value range.

1 35. (new) The method according to claim 21, wherein said
2 evaluating in said step c) comprises determining whether
3 said potential value lies within a voltage interval of a
4 voltage window discriminator, and said step d) switches
5 into said test mode only when said potential value does lie

4284/WFF:ar

- 14 -

6 within said voltage interval of said voltage window
7 discriminator.

1 36. (new) The method according to claim 35, wherein a signal
2 value of said at least one test signal also lies within
3 said voltage interval of said voltage window discriminator.

[RESPONSE CONTINUES ON NEXT PAGE]